Reducing DRAM Row Activations with Eager Writeback
نویسندگان
چکیده
Reducing DRAM Row Activations with Eager Writeback
منابع مشابه
DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems
Read and write requests from a processor contend for the main memory data bus. System performance depends heavily on when read requests are serviced since they are required for an application’s forward progress whereas writes do not need to be performed immediately. However, writes eventually have to be written to memory because the storage required to buffer them on-chip is limited. In modern ...
متن کاملImproving Bandwidth Utilization using Eager Writeback
Cache memories have been incorporated into almost all modern, general-purpose microprocessors. To maintain data consistency between cache structures and the rest of the memory systems, most of these caches employ either a writeback or a write-through strategy to deal with store operations. Writethrough caches propagate data to more distant memory levels at the time each store occurs, producing ...
متن کاملHigh Performance Memory Access Scheduling Using Compute-Phase Prediction and Writeback-Refresh Overlap
In this paper, we propose two novel memory access scheduling algorithms: (1) Compute-Phase Prediction and (2) Writeback-Refresh Overlap. Compute-Phase Prediction is a fine-grain thread-priority prediction technique. It estimates the execution phase of the thread, whether computeintensive or memory-intensive with fine granularity, and gives higher priority to the read requests from the thread in...
متن کاملImplementation of the Complete Predictor for DDR3 SDRAM
In the arsenal of resources for improving computer memory system performance, predictors have gained an increasing role in the past few years. They can suppress the latencies when accessing cache or main memory. In our previous work we proposed predictors that not only close the opened DRAM row but also predict the next row to be opened, hence the name ‘Complete Predictor’. It requires less tha...
متن کاملReducing DRAM Access Latency by Exploiting DRAM Leakage Characteristics and Common Access Patterns
DRAM-based memory is a critical factor that creates a bottleneck on the system performance since the processor speed largely outperforms the DRAM latency. In this thesis, we develop a low-cost mechanism, called ChargeCache, which enables faster access to recently-accessed rows in DRAM, with no modifications to DRAM chips. Our mechanism is based on the key observation that a recently-accessed ro...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012